|
|
|
|
|
|
|
ac6 >> ac6-training >> Programmation >> Logique Programmable >> VHDL avancé pour les FPGA |
V2 | VHDL avancé pour les FPGA |
Objectifs
|
Exercise : | Designing a burstable RAM controller |
Exercise : | Metastability |
Exercise : | Design closure | |
Exercise : | Analyzing and Resolving timing violations |