

## STP1 - SPEAr 1310 implementation

**This course covers the software and hardware implementation of ST Spear 1310 high-end SoC**

### Objectives

- The course details the hardware implementation of the SPEAr1310 SoC.
- The course focuses on the boot sequence, the clocking and the power management strategies.
- The course explains all parameters that affect the performance of the system in order to easily perform the final tuning.
- The interfaces to high speed bus, such as PCIe, SATA and Ethernet are covered in depth.
- An overview of the Cortex-A9MP core helps to understand issues caused by MMU, cache and snooping.
- Interrupt management through ARM GIC is explained through a lab.
- The course also covers the hardware implementation, particularly the DDR3 and NAND flash controllers.
- Products and services offered by ACSYS:
  - ACSYS is able to assist the customer by providing consultancies. Typical expertises are done during board bringup, hardware schematics review, software debugging, performance tuning.

*This document is necessary to tailor the course to specific customer needs and to define the exact schedule.*

### Prerequisites and related courses

- This course provides an overview of the ARM Cortex-A9 core. Our course reference cours [RA2 - Cortex-A9 implementation](#) details the operation of this core.
- The following courses could be of interest:
  - USB Full Speed High Speed and USB On-The-Go, reference cours [IP2 - USB 2.0](#)
  - Ethernet and switching, reference cours [N1 - Ethernet and switching](#)
  - IEEE1588, reference cours [N2 - IEEE1588 - Precise Time Protocol](#)
  - CAN bus, reference cours [IA1 - CAN bus](#)
  - SD / MMC, reference cours [IS2 - eMMC 5.0](#)
  - SATA, reference cours [IS3 - Serial ATA III](#)
  - PCI, reference cours [IC1 - PCI 3.0](#)
  - PCI Express, reference cours [IC4 - PCI Express 3.0](#)

### Environnement du cours

- Cours théorique
  - Support de cours au format PDF (en anglais) et une version imprimée lors des sessions en présentiel
  - Cours dispensé via le système de visioconférence Teams (si à distance)
  - Le formateur répond aux questions des stagiaires en direct pendant la formation et fournit une assistance technique et pédagogique
- Au début de chaque demi-journée une période est réservée à une interaction avec les stagiaires pour s'assurer que le cours répond à leurs attentes et l'adapter si nécessaire

### Audience visée

- Tout ingénieur ou technicien en systèmes embarqués possédant les prérequis ci-dessus.

## Modalités d'évaluation

- Les prérequis indiqués ci-dessus sont évalués avant la formation par l'encadrement technique du stagiaire dans son entreprise, ou par le stagiaire lui-même dans le cas exceptionnel d'un stagiaire individuel.
- Les progrès des stagiaires sont évalués par des quizz proposés en fin des sections pour vérifier que les stagiaires ont assimilé les points présentés
- En fin de formation, une attestation et un certificat attestant que le stagiaire a suivi le cours avec succès.
  - En cas de problème dû à un manque de prérequis de la part du stagiaire, constaté lors de la formation, une formation différente ou complémentaire lui est proposée, en général pour conforter ses prérequis, en accord avec son responsable en entreprise le cas échéant.

## Plan

### DAY 1

#### **ARCHITECTURE OF SPEAr1310**

- ARM core based architecture
- On-chip memories
- Clarifying the internal data paths: AXI interconnect, NOC, peripheral buses
- Organization of a board based on SPEAr1310
- Memory mapping

#### **THE ARM CORTEX-A9MP CORE - OVERVIEW**

- Presentation of the core, architecture and programming model
- MMU and TLBs
- Level 1 caches
- Cache coherency
- Level 2 cache
- Timers and watchdogs
- Parity protection

### DAY 2

#### **POWER CONTROL MODULE, RESET AND CLOCK GENERATOR (RCG)**

- PCM
- Generation of supply switch control signals for power islands
- Generation of shutoff commands for external DDR 1V2 and 1V5/1V8 supply lines
- Monitoring of voltage detector outputs for each power island
- Selecting wake-up sources
- Clock Manager
- Clock sources
- Integrated PLLs
- Clock generators
- System Reset Controller
- System boot mode selection
- Hardware initialization phase
- Startup sequence

#### **SYSTEM CONTROL**

- IOMUX module
- General Purpose Input interrupt request capability

- Keyboard controller
- Integrated semaphores
- Temperature sensor

## **THE CORTEX-A9MP PLATFORM**

- Cortex-A9MP and PL310 L2 cache IP instantiation options
- Integrated interrupt controller (GIC), detail of interrupt mapping
- Implementing hardware coherency between IO masters and cluster through ACP
- Multi-layer interconnect matrix, crossbars and shared link
- Connectivity matrix

## **CORTEX-A9 CORESIGHT SUBSYSTEM (A9CS)**

- Introduction to CoreSight, DAP features
- Program Trace Macrocell
- Cross Triggering Interfaces

## **DAY 3**

## **GENERAL PURPOSE PERIPHERALS**

- Timers
- 4x General-Purpose Timer and High Resolution Timer
- Real Time Clock
- DMA controllers
- DMA multiplexer
- Multi-block transfers achieved through linked lists
- Programmable channel priority
- 16 handshaking interfaces for source and destination peripherals
- Analog-to-Digital converter
- 10-bit resolution
- 8 analog input channels
- DMA hardware handshaking interface

## **MASS-STORAGE INTERFACES**

- Serial Management Interface
- SATA II
- Controlling the state of the 3 SATA ports
- Initialization of the controller
- AHCI software host Interface
- Hardware-assisted native command queuing for up to 32 entries
- Integrated DMA channels
- Memory Card Interface (MCIF)
- SD, MMC and SDIO protocols support
- Compact Flash/CF+ Host controller

## **DAY 4**

## **ACCESSING EXTERNAL MEMORY-MAPPED RESOURCES**

- Multi-Port DDR Controller
- Introduction to DDR2 and DDR3, write-leveling, ZQ calibration
- Pinout, clocking
- DDR calibration and delay-lines
- Advanced bank look-ahead features for high memory throughput
- Setting DDR-device specific timing parameters

- Reporting errors
- Flexible Static Memory Controller
- External device address mapping
- Interfaces with static memory-mapped devices including NOR flash, SRAM, Cellular SRAM and CosmoRAM
- NAND flash controller with hardware ECC
- External asynchronous wait control
- PCI controller
- 32-bit / 66-MHz operation
- Programmable for acting as host or device
- PCI Express controller
- Muxing SATA and PCIe onto high-speed lanes
- Configuration as Agent or Root Complex
- Interrupt management
- Hot plug support
- Error management

## **DAY 5**

### **COMMUNICATION CONTROLLERS**

- Synchronous Serial Port
- I2C interfaces
- UART
- USB
- Integrated USB2.0 PHYs
- Explaining what is OTG, SRP and HNP
- High-speed operation
- EHCI support, muxing periodic and non-periodic traffics
- Full speed operation, OHCI
- Gigabit Ethernet Controller
- PHY connection
- Incoming frame filtering mechanisms, hash tables
- VLAN support
- TCP-IP offload
- Audio video (AV) feature, transmitting time-sensitive informations
- IEEE1588 protocol support, timestamp registers
- Media Information Base
- CAN controller
- CAN protocol basics
- message objects

### **SECURITY**

- One Time Programming interfaces
- Security Coprocessor C3
- Multipurpose, instruction driven, programmable DMA-based co-processor
- Sequence to encrypt / decrypt data
- Sequence to generate / check a SHA signature

## **Renseignements pratiques**

**Durée : 5 jours**

**Prix : 2300 € HT**