+ +
- -
Systèmes d'Exploitation
Calendrier  Détails
Programmation
 
Calendrier  Détails
Processeurs ARM
 
Calendrier  Détails
Processeurs PowerPC
 
 
 
 
Calendrier  Détails
Communications
 
 
Calendrier  Détails
+ +
> >
- -

Dernières Nouvelles

Webinaire Linux Embarqué avec System Workbench for Linux sur SoC STMicroelectronics STM32MP1 (gratuit)

Contrôle moteur par des gestes avec System Workbench for Linux sur un MCU STM32MP1 (présentation vidéo)

 
ac6 >> ac6-training >> Communications >> Connectivity >> PCI 3.0 Télécharger le catalogue Télécharger la page Ecrivez nous Version imprimable

IC1 PCI 3.0

This course covers PCI bus version 3.0

formateur
Objectives
  • The training has been designed from the PCI3.0 specification.
  • It describes the read prefetch / write posting mechanisms and synchronization rules.
  • Transfer protocol is explained with the assistance of the Lecroy analyzer board.
  • The course emphasizes the host bridge operation especially the management of PCI accesses targetting cache enabled regions.
  • A software routine has been developped to show how to access the configuration space.
  • Also interrupt requests allocation, memory regions allocation are detailed in single PCI system and multiple PCI systems (PCI-to-PCI bridge).
  • The course explains how to tune the PCI performance: selecting optimized LT value, appropriate master priority, enabling fast-back-to-back.
A more detailed course description is available on request at training@ac6-training.com
Prerequisites
    • Experience of a digital bus is mandatory
    • Experience of a 32-bit processor is recommended

OVERVIEW
  • PCI specifications history
  • PCI bus features
  • PCI device types
  • Technological introduction
  • Architecture of recent PCs
PCI DEVICE ARCHITECTURE
  • Information buffering
  • Buffer management
  • Prefetchable vs non-prefetchable memory ranges
  • Synchronization rules
  • Producer / consumer model
  • Optional processings
  • PCI bus limitations
TRANSFER PROTOCOL
  • Transfer basics
  • Pinout, signal classes
  • Arbitration
  • Data transfer protocol
  • Address decoding in IO, MEM and CFG spaces
  • 64-bit data transfer
  • 64-bit addressing
  • Master initiated terminations
  • Target initiated terminations
  • Fast back-to-back
  • Parity control
  • Shared resource management
  • Bus analyse, benefit of a bus analyser / exerciser
INTERRUPTS AND RESET
  • PCI interrupts
  • Interrupt acknowledge transaction
  • Interrupt sharing
  • Message Signaled Interrupts
  • MSI-X
  • Reset, operating states
CACHE COHERENCY
  • Cache basics
  • Snooping basics
  • Cacheability of RAM accessed by the host CPU through PCI
  • PCI masters accessing the host memory
  • PCI agent processor accessing the host memory
ELECTRICAL SPECIFICATION
  • Switched wave switching vs Incident wave switching
  • Static specification
  • Dynamic specification : 33 MHz and 66 MHz
  • Clocking
  • Decoupling
  • Routing and layout recommendations
  • Compliance checklists
CONFIGURATION SPACE
  • Configuration space mappings
  • Register description
  • PCI MEM and PCI IO mappings building
  • Expansion ROM
  • Capability list
  • Configuration transactions, IDSEL routing
  • Local vs distant CFG transaction
  • Generation of config transactions
PCI-TO-PCI TRANSPARENT BRIDGES
  • Bus numbering
  • Address decode, transaction forwarding rules
  • Distant configuration cycles
  • Error management
POWER MANAGEMENT
  • Bus power state machine
  • PCI function power state machine
  • Programming interface
PCI BASED INDUSTRIAL SPECIFICATIONS
  • Passive bus PICMG PC
  • CMC/PMC mezzanine boards, BUSMODE pins management
  • CompactPCI introduction
  • PC104+ introduction
  • PC.MIP introduction