+ +
- -
Systèmes d'Exploitation
Calendrier  Détails
Programmation
 
Calendrier  Détails
Processeurs ARM
 
Calendrier  Détails
Processeurs PowerPC
 
 
 
 
Calendrier  Détails
Communications
 
 
Calendrier  Détails
+ +
> >
- -

Dernières Nouvelles

Webinaire Linux Embarqué avec System Workbench for Linux sur SoC STMicroelectronics STM32MP1 (gratuit)

Contrôle moteur par des gestes avec System Workbench for Linux sur un MCU STM32MP1 (présentation vidéo)

 
ac6 >> ac6-training >> Communications >> Connectivity >> CSI-2 Télécharger le catalogue Télécharger la page Ecrivez nous Version imprimable

IM5 CSI-2

This course covers the Camera Serial Interface v2 (CSI-2)

formateur
Objectives
  • The course starts with an overview of MIPI specification.
  • The layers are described using a bottom-top approach, starting with D-PHY and ending with CSI-2.
  • Forward and Reverse capabilities of a D-PHY are studied.
  • The course details the electrical characteristics of D-PHY.
  • Access to configuration and status registers through CCI is covered.
  • Multi-lane distribution and merging of packets is explained.
  • The course focuses on the low level protocol, based on short and long packets used to transport images, embedded data and framing informations.
  • Data formats and possible compression of raw data is detailed to understand how the long packet payload is organized.
  • Companies interested in attending this course must adhere to MIPI organization.
  • This course has been designed for engineers in charge of SoC architecture, functional verification or silicon validation.

A more detailed course description is available on request at training@ac6-training.com
Prerequisites
  • Basic knowledge on video transport.

INTRODUCTION TO MIPI SPECIFICATIONS
I2C PROTOCOL
  • START, STOP, repeated START sequences
  • Random read / write access
  • Sequential read / write access
  • Clock stretching
D-PHY
  • Universal lane module architecture
  • Control character usage
  • Uni-directional data lanes
  • Bi-directional data lanes, turnaround procedure
  • Clock lane
  • High-Speed data transmission in bursts
  • System power states
  • Low power states, escape mode
  • Low power data transmission
  • High-Speed clock transmission
  • Fault detection
CAMERA SERIAL INTERFACE (CSI-2)
  • Overview
  • Camera Control Interface
  • Color spaces
  • Data transmission interface
  • Recommended memory storage according to image format
  • Recommended receiver error behaviour
  • Conformance test suite