

NP2 - LPC17xx microcontroller implementation

This course covers NXP Cortex-M3-based LPC17XX MCU family.

Objectives

• This course has 5 main objectives:

- Describing the hardware implementation and highlighting the pitfalls
 - Describing the ARM Cortex-M3 core architecture
 - Becoming familiar with the IDE and low level programming
- Describing the units which are interconnected to other modules, such as clocking, interrupt controller and DMA controller, because the boot program generally has to modify the setting of these units
- Describing independent I/O modules and their drivers.
- Note that this course has been designed from the architecture of the most complex LPC17XX device, the LPC1769.
- Consequently, a chapter has been designed by Acsys for each possible integrated IP.
 - According to the actual reference chosen by the customer, some chapters may be removed.
- Products and services offered by ACSYS:
 - ACSYS is able to assist the customer by providing consultancies. Typical expertises are done during board bringup, hardware schematics review, software debugging, performance tuning.
 - ACSYS has also an expertise in FreeRTOS porting and uIP /LWIP stack or Interniche stack integration.

This document is necessary to tailor the course to specific customer needs and to define the exact schedule.

Prerequisites and related courses

- This course provides an overview of the ARM Cortex-M3 core. Our course reference <u>RM2 Cortex-M3</u> <u>implementation</u> course details the operation of this core.
- The following courses could be of interest:
 - USB Full Speed High Speed and USB On-The-Go, reference <u>IP2 USB 2.0</u>course
 - Ethernet and switching, reference <u>N1 Ethernet and switching</u>course
 - CAN bus, reference <u>IA1 CAN bus</u>course

Course Environment

- Theoretical course
 - PDF course material (in English) supplemented by a printed version for face-to-face courses.
 - Online courses are dispensed using the Teams video-conferencing system.
 - The trainer answers trainees' questions during the training and provide technical and pedagogical assistance.
- At the start of each session the trainer will interact with the trainees to ensure the course fits their expectations and correct if needed

Target Audience

• Any embedded systems engineer or technician with the above prerequisites.

Evaluation modalities

NP2 - LPC17xx microcontroller implementation Monday 29 April, 2024

- The prerequisites indicated above are assessed before the training by the technical supervision of the traineein his company, or by the trainee himself in the exceptional case of an individual trainee.
- Trainee progress is assessed by quizzes offered at the end of various sections to verify that the trainees have assimilated the points presented
- At the end of the training, each trainee receives a certificate attesting that they have successfully completed the course.
 - In the event of a problem, discovered during the course, due to a lack of prerequisites by the trainee a different or additional training is offered to them, generally to reinforce their prerequisites, in agreement with their company manager if applicable.

Plan

ARCHITECTURE OF LPC17XX MCUs

- ARM core based architecture
- Description of LPC17XX and LPC13XX SoC architecture
- Clarifying the internal data and instruction paths: AHB-lite interconnect, peripheral buses, AHB-to-APB bridges
- Integrated memories
- SoC mapping

THE ARM CORTEX-M3 CORE

- V7-M core family
- Core architecture
- Programming
- Exception behavior, exception return
- Basic interrupt operation, micro-coded interrupt mechanism
- Wakeup Interrupt Controller
- Memory Protection Unit

BECOMING FAMILIAR WITH THE IDE

- Acsys covers 3 IDEs: Keil, IAR and GCC / Lauterbach.
- Thus the customer has just to indicate which one he has chosen
- Getting started with the IDE
- Creating a project from scratch
- C start program

PROGRAMMING AND DEBUGGING

- Debug interface
- Programming

RESET, POWER AND CLOCKING

- Power control
- Reset
- Clocking
- Low power modes

INTERNAL INTERCONNECT

- AHB multi-layer matrix
- DMA

HARDWARE IMPLEMENTATION

- Power pins
- Pinout

GPIO module

External Interrupts

INTEGRATED MEMORIES

- Embedded flash memory
- On-chip static SRAM

TIMERS

- Timers 0, 1, 2 and 3
- PWM
- Motor Control PWM
- Quadrature Encoder Interface
- Real Time Clock and backup registers
- Watchdog timer

ANALOG MODULES

- 12-bit Analog-to-Digital Converter
- 10-bit Digital-to-Analog Converter

CONNECTIVITY AND COMMUNICATION

- SPI
- SSP interfaces
- I2S interface
- UART
- I2C
- CAN controllers
- USB FS
- Fast ethernet

Renseignements pratiques

Duration : 4 days Cost : 2370 € HT