# T2 - Tsi108 / Tsi109 PCI bridge

# This course covers the Tsi108/109 PowerPC host bridge

#### **Objectives**

- The course describes the TSI108/109 internal data paths.
- The course explains how the host PowerPC and a CPU connected to PCI-X can synchronize to each other through the mailboxes.
- A long introduction to DDR2 SDRAM is done prior to describe the DDR SDRAM controller operation.
- The training explains how to implement chained DMA transfers.
- The course highlights the possible optimizations that can be implemented to boost the performance of the Ethernet controller.

A more detailed course description is available on request at <u>training@ac6-training.com</u>

#### Prerequisites & related courses

- Knowledge of PCI / PCI-X is recommended, see our courses reference <u>IC1 PCI 3.0</u>course and reference <u>IC2 Compact PCI</u>co urse
- ACSYS offers a large set of trainings on NXP and IBM Microelectronics PowerPC host CPUs.

#### Course Environment

**ac**<sub>6</sub>

- Theoretical course
  - PDF course material (in English) supplemented by a printed version for face-to-face courses.
  - Online courses are dispensed using the Teams video-conferencing system.
  - The trainer answers trainees' questions during the training and provide technical and pedagogical assistance.
- At the start of each session the trainer will interact with the trainees to ensure the course fits their expectations and correct if needed

#### Target Audience

• Any embedded systems engineer or technician with the above prerequisites.

#### **Evaluation modalities**

- The prerequisites indicated above are assessed before the training by the technical supervision of the traineein his company, or by the trainee himself in the exceptional case of an individual trainee.
- Trainee progress is assessed by quizzes offered at the end of various sections to verify that the trainees have assimilated the points presented
- At the end of the training, each trainee receives a certificate attesting that they have successfully completed the course.
  - In the event of a problem, discovered during the course, due to a lack of prerequisites by the trainee a different or additional training is offered to them, generally to reinforce their prerequisites, in agreement with their company manager if applicable.

T2 - Tsi108 / Tsi109 PCI bridge

# Plan

#### OVERVIEW

- Switch fabric
- Parameterizing the crossbar
- Differences between TSI108 and TSI109

#### HARDWARE IMPLEMENTATION

- Power-up sequence
- Clock generator
- Programming the clock spread and modulation frequency

#### **CPU INTERFACE**

- Single (Tsi108) or dual (Tsi109) processor interface
- 60X and MPX bus modes
- Address remap
- Endian conversion
- Cache coherency
- Error logging

#### DDR2 INTERFACE

- Introduction to DDR SDRAM from Jedec specification
- Initialization sequence
- DDR2 SDRAM controller
- Page management
- Transaction ordering
- · ECC and read-modify-write transactions
- DIMM support
- Low power modes

#### HOST LOCAL PORT INTERFACE

- Connection of 8-, 16- and 32-bit devices
- Timing parameters
- Burst transactions

#### PCI-X INTERFACE

- PCI or PCI-X selection option during reset
- Message Signaled Interrupts generation
- Compact PCI hot swap support
- Transaction ordering rules

#### **GENERAL PURPOSE INPUT/ OUTPUT PINS**

- Standard I/O port
- Event-latched input port

#### INTERRUPT CONTROLLERS AND TIMERS

- Priority levels
- Level / edge sensitivity selection
- Software based interrupt sources : doorbells, mailboxes and timers
- Delivery modes

• Nesting

### **I2C CONTROLLER**

- I2C protocol basics
- Transmit sequence
- Receive sequence

#### DMA/XOR CONTROLLER

- Presentation of the 4 independent channels
- Direct mode operation
- Linked list mode operation
- XOR operations on multiple blocks of data
- Unaligned transfers

#### 16550 COMPATIBLE UARTs

- Baud generation
- FIFO mode
- Transmit sequence
- Receive sequence

# GIGABIT ETHERNET CONTROLLERS

- Interface to the PHY, GMII, MII or TBI mode
- Address filtering, utilization of hash tables
- Dedicated DMA, chained buffers
- Management interface, auto-negotiation
- VLAN packet filtering
- Priority tagging, virtual channels

# Renseignements pratiques

Duration : 4 days Cost : 1950 € HT