IEEE754 STANDARD
- Floating point number coding
- Denormalized numbers
- NaN utilization
- Rounding modess
- VFP FPEXC register
INTRODUCTION TO VFPv3
- Register bank, D registers, S registers
- Instruction coding, either ARM or Thumb-2
- Related system registers
- Alignment issues
- Context switching
VECTOR vs SCALAR OPERATION
- Length / Stride combinations
- Scalar operations
- Vector operations
- Mixed operations
VFP LOAD / STORE INSTRUCTIONS
- Addressing modes
- Floating point load / store
- Floating point load / store multiple
- Processor acceleration mechanisms: store merging buffers
|
ARITHMERICAL INSTRUCTIONS
- Add / subtract / absolute value instructions
- Multiply and multiply accumulate instructions
- Divide instruction
- Square root instruction
- Compare instructions
- Integer to FP and FP to convert instructions
VFP CODING EXAMPLES
- FIR filter
- Converting the scalar algorithm into a vector algorithm
- Finding the VFP instructions to encode the vector algorithm
- Optimizing the code
- FFT (DFT)
- Converting the scalar algorithm into a vector algorithm, understanding how circle properties can be used to process 4 angles concurrently
- Finding the VFP instructions to encode the vector algorithm
- Optimizing the code
|