HX5AMD Zynq All Programmable SoC: Hardware and Software Design
This course explains how to design a System on Chip (SoC) based on the AMD Zynq-7000 All Programmable SoC
Objectives
|
- Basic knowledge on processor and FPGA technology
- Knowledge of VHDL and C languages
- Theoretical course
- PDF material in English (printed for face-to-face); online over Teams.
- Trainer assistance throughout.
- Practical activities (40-50% of duration)
- Code examples, exercises and solutions.
- Remote: one online Linux PC per trainee, with emulated or physical board as needed.
- Face-to-face / on-site: one PC (one per two beyond six trainees), target board and install manual as needed.
- Downloadable preconfigured VM to redo the labs afterwards.
- Each session starts with a trainee check-in.
- Any embedded systems engineer or technician with the above prerequisites.
- Prerequisites are checked before the training.
- Progress is assessed by the trainer through the practical exercises, and by quizzes for sections without exercises.
- Each trainee receives a completion certificate.
- If a prerequisite gap appears, alternative or additional training is offered.
Course Outline
- Processing System
- Programmable Logic
- Interfacing and signals
- Interconnects
- Memory
- Interrupts
- Tools Introduction :
- Vivado Design Suite
- SDK
- Development Flow Introduction
- Hardware Development
- Software Development
- Verification (Simulation and Debug)
- Downloading the bitstream
| Exercise: | Creating the Hardware and the Software to send strings on a serial port | |
- Adding an existing IP (from the AMD Xilinx Library) to the design
- Dealing with interrupts
- Developing with SDK
- Debugging with SDK
- Software profiling
| Exercise: | Enhancing the previous Platform (Adding Interrupt Controller, GPIO, RAM) | |
| Exercise: | Developing the software dealing with interrupts | |
- Introduction to Chipscope Pro
- Implementing an AXI monitor into the design to analyze AXI4-Lite Bus transactions
- Retrieving the on-chip signals waveforms using Chipscope Pro Analyzer
- Clarifying trigger conditions
| Exercise: | Connecting a Chipscope Analyzer to the AXI bus | |
- The linux kernel
- Linux booting, boot Methods
- Linux OS based application software
| Exercise: | Linux Booting through different methods | |
| Exercise: | Debugging a Linux application using SDK Remote profiling | |
- Integrating the AXI CDMA
- Standalone Application
- Linus OS based Application
| Exercise: | Running a Standalone CDMA Application | |
| Exercise: | Running a Linux CDMA Application | |
- Creating a Peripheral IP
- Importing the Peripheral
- Linux Base Device Driver Development
- Loading Module into running kernel
- Application execution
| Exercise: | Creating our own Intellectual Property and Device Driver for Linux OS; and executing the application | |
More
To book a training session or for more information, please contact us on info@ac6-training.com.
Registrations are accepted till one week before the start date for scheduled classes. For late registrations, please consult us.
You can also fill and send us the registration form
This course can be provided either remotely, in our Paris training center or worldwide on your premises.
Scheduled classes are confirmed as soon as there is two confirmed bookings. Bookings are accepted until 1 week before the course start.
Last update of course schedule: 27 June 2026
Booking one of our trainings is subject to our General Terms of Sales
Related Courses
ALT1
CYCLONE-V CORTEX-A9 HARD PROCESSOR SYSTEM
ALT2
FPGA Nios (Nios II / Nios V) implementation
H1
Lattice Mico32 FPGA embedded processor
H2
Lattice Diamond
HX4
AMD (Xilinx) - Microblaze implementation
MSP
Microchip SmartFusion2 Programming
RV1
RISC-V Architecture
U1
SystemVerilog
U2
UVM
V0
Programmable components fundamentals
V1
VHDL Language Basics
V2
Advanced VHDL for FPGA
V3
Design with SystemC
V4
FPGA Optimization