Cortex-M0 / Cortex-M0+ implementation Training | Ac6 Training

ac6-training, un département d'Ac6 SAS
EN
✓EnglishFrench
go-up

ac6 › ac6-training › Processors › ARM Cores › Cortex-M0 / Cortex-M0+ implementation
Inquire
RM0Cortex-M0 / Cortex-M0+ implementation
This course covers both Cortex-M0 and Cortex-M0+ ARM CPUs

Objectives

  • This course is split into 3 important parts:
    • Processor architecture
    • Software implementation
    • Hardware implementation.
  • A tutorial has been developed by ACSYS to facilitate the understanding of Cortex-M0 low level programming, therefore labs can be replayed after the course.
  • The course explains how to design a SoC based on Cortex-M0 / Cortex-M0+, clarifying the operation of the interconnect and the debug facilities integrated in the CPU.

  • This training has been delivered several times to companies developing SoCs for wireless / consumer market.
A more detailed course description is available on request at training@ac6-training.com
  • Basic knowledge of processor or DSP.
  • Theoretical course
    • PDF material in English (printed for face-to-face); online over Teams.
    • Trainer assistance throughout.
  • Each session starts with a trainee check-in.
  • Any embedded systems engineer or technician with the above prerequisites.
  • Prerequisites are checked before the training.
  • Progress is assessed by quizzes at the end of sections.
  • Each trainee receives a completion certificate.
  • If a prerequisite gap appears, alternative or additional training is offered.

Course Outline

  • Instruction pipeline
  • Internal bus matrix, fixed memory map
  • Highlighting the differences between Cortex-M0 and Cortex-M3
  • Implementation options
  • Cortex-M0+ additional features, dual privilege levels, dual stack
  • Program registers, xPSR format
  • Thumb 16-bit instruction set
  • Keil library functions, divide
  • Barrier instruction, use cases
  • Coresight overview
  • CPU-dependent coresight units, breakpoints, watchpoints
  • Vector catch
  • Serial Wire Debug
  • Optional Micro Trace Buffer (Cortex-M0+)
  • Memory protection overview, ARM v7 PMSA
  • Cortex-M0 MPU and bus faults
  • Region overview, memory type and access control, sub-regions
  • Setting up the MPU
  • Exception vs interrupt
  • Automatic state saving on exception entry and exit, CISC approach
  • Interrupt priority levels, nesting
  • Tail-chaining and late arriving interrupts
  • Fault management
  • OS system call and task switching
  • Standby and deep sleep with state retention
  • Event vs interrupt
  • Optional wake-up interrupt controller
  • SysTick hardware timer
  • Requirements for the Power Management Unit
  • Application startup
  • Placing code, data, stack and heap in the memory map, scatterloading
  • Reset and initialisation
  • Placing a minimal vector table
  • Further memory map considerations, 8-byte stack alignment in handlers
  • Long branch veneers
  • CMSIS library
  • Bus architecture, von Neuman operation
  • Single-cycle I/O port (Cortex-M0+)
  • Address pipelining
  • Sequential transfers
  • AHB-lite specification
Duration
2 days
Inquiry

This course can be scheduled upon request. Click the 'Inquire' button to contact us.

More

To book a training session or for more information, please contact us on info@ac6-training.com.

Registrations are accepted till one week before the start date for scheduled classes. For late registrations, please consult us.

You can also fill and send us the registration form

This course can be provided either remotely, in our Paris training center or worldwide on your premises.

Scheduled classes are confirmed as soon as there is two confirmed bookings. Bookings are accepted until 1 week before the course start.

Last update of course schedule: 27 June 2026

Booking one of our trainings is subject to our General Terms of Sales

Related Courses