STR21STM32WL (Sub-GHz/LoRa)
This course descirbe the WL (Sub-GHz/LoRa) architecture and practical examples
Objectives
|
- Theoretical course
- PDF material in English (printed for face-to-face); online over Teams.
- Trainer assistance throughout.
- Practical activities (40-50% of duration)
- Code examples, exercises and solutions.
- Remote: one online Linux PC per trainee, with emulated or physical board as needed.
- Face-to-face / on-site: one PC (one per two beyond six trainees), target board and install manual as needed.
- Downloadable preconfigured VM to redo the labs afterwards.
- Each session starts with a trainee check-in.
- Any embedded systems engineer or technician with the above prerequisites.
- Prerequisites are checked before the training.
- Progress is assessed by the trainer through the practical exercises, and by quizzes for sections without exercises.
- Each trainee receives a completion certificate.
- If a prerequisite gap appears, alternative or additional training is offered.
Course Outline
- Cortex-M4 core basics.
- Radio subsystem blocks.
- RFO_LP vs RFO_HP paths.
- SMPS / VDDPA roles.
- RF pins & routing.
| Exercise: | SoC & RF map | |
- Package structure (Drivers/MW).
- SubGHz_Phy vs LoRaWAN.
- Board/clock templates.
- Minimal UART/LED setup.
- Build & debug checks.
| Exercise: | App skeleton | |
- HSE/LSE choices.
- PLL to SYSCLK.
- RF timing sources.
- CCIPR selectors.
- MCO for verification.
| Exercise: | Clock profiles | |
- TX power config steps.
- RFO_LP/H Pout ranges.
- DC-DC vs LDO impact.
- Antenna match notes.
- PA ramp & duty cycle.
| Exercise: | TX power table | |
- SF / BW / CR fields.
- Preamble & sync word.
- CAD / RX timeout.
- Payload length limits.
- CRC/Invert IQ flags.
| Exercise: | PHY ping-pong | |
- Radio state machine.
- IRQs: TX done / RX done.
- Timeouts & errors.
- TX/RX scheduling.
- Simple CLI prints.
| Exercise: | Event logger | |
- Project layout (MW/LmHandler).
- Join flow OTAA.
- ABP fallback basics.
- RX1/RX2 windows.
- Confirmed vs unconfirmed.
| Exercise: | Join + uplink | |
- EU868 vs US915 notes.
- Channels & sub-bands.
- Dwell time/duty cycle.
- LinkADRReq handling.
- Data rate plan.
| Exercise: | Region switch | |
- ADR enable/disable.
- SNR/RSSI reporting.
- Rx win params tuning.
- Confirmed retry policy.
- App port mapping.
| Exercise: | Downlink LED | |
- Keys & key derivation.
- DevEUI policy (from UID).
- NVM/bond storage.
- Reset and rejoin rules.
- Basic key hygiene.
| Exercise: | Key store check | |
- Simple sensor interface.
- Payload encode/FRMPayload.
- FPort selection.
- Uplink interval policy.
- Error counters.
| Exercise: | Temp uplink | |
- Sleep/Stop policies.
- Radio sleep/standby.
- RTC tickless scheme.
- Wake sources & latency.
- Measurement method.
| Exercise: | LP profiles | |
- RSSI/SNR basics.
- SF/BW impact.
- Antenna orientation.
- TX power vs battery.
- Simple path-loss model.
| Exercise: | Range walk | |
- Freq dev & bit-rate.
- Preamble & filter.
- Packet format.
- CRC settings.
- Sensitivity trade-off.
| Exercise: | FSK ping | |
- LinkADRReq/DevStatusReq.
- DutyCycleReq basics.
- RXParamSetupReq.
- NewChannelReq.
- Error handling.
| Exercise: | MAC trace | |
- Boot/slots concept.
- Image versioning.
- Failure recovery.
- Rollback notes.
- Basic script use.
| Exercise: | App OTA (demo) | |
- Region & channels fixed.
- TX power & duty policy.
- Keys/NVM procedure.
- RF test points noted.
- UID/serial/CRC tags.
| Exercise: | Self-audit | |
More
To book a training session or for more information, please contact us on info@ac6-training.com.
Registrations are accepted till one week before the start date for scheduled classes. For late registrations, please consult us.
You can also fill and send us the registration form
This course can be provided either remotely, in our Paris training center or worldwide on your premises.
Scheduled classes are confirmed as soon as there is two confirmed bookings. Bookings are accepted until 1 week before the course start.
Last update of course schedule: 27 June 2026
Booking one of our trainings is subject to our General Terms of Sales
Related Courses
STG
STM32 + FreeRTOS + LwIP
STR10
STM32F7
STR11
STM32H7
STR12
STM32H5
STR13
STM32U5
STR14
STM32G0
STR15
STM32G4
STR16
STM32L0
STR17
STM32L1
STR18
STM32 L4/L4+ implementation
STR19
STM32L5
STR20
STM32WB (BLE/Thread/Zigbee)
STR22
STM32WBA (BLE 5.4)
STR23
STM32MP2 Implementation
STR7
STM32 F4-Series implementation
STR8
STM32MP15 Implementation
STR9
STM32 Peripherals